

Pearson BTEC Level 5 Higher Nationals in Engineering (RQF)

Unit 46: Embedded Systems

Unit Workbook 1

in a series of 4 for this unit

Learning Outcome 1

Microcontroller Architecture

Contents

Central Processing Unit (CPU).....	4
Instruction Set.....	6
Program Memory.....	7
Data Memory.....	8
Analogue/Digital Inputs and Outputs.....	9
von Nuemann and Harvard Structures.....	9
Counters/Timers.....	10
Timer0.....	10
Timer1.....	10
Timer2.....	10
Analogue to Digital Converter (ADC).....	10
Pulse Width Modulation (PWM).....	12
Serial Peripheral Interface (SPI).....	12
Universal Asynchronous Receiver/Transmitter (UART).....	12
Flash Memory.....	13
Static RAM.....	13
EEPROMs and their Applications.....	13
Interrupts.....	13

Sample

Central Processing Unit (CPU)

The architecture of a generic microcontroller is shown in Figure 1. Program Memory is required to retain code/programs, and Data Memory is needed to store inputs and process program code instructions. Digital input/output devices may be connected as well as analogue variants of these. Counters, timers and data/address buses interact with all of these components, in addition to the core CPU elements. A precise clock circuit provides timing/synchronisation pulses to the device.




Figure 1: A generic microcontroller

The chip pinout for a PIC16F690 microcontroller is shown in Figure 2, and a full block diagram of the architecture is given in Figure 3.




Figure 2: Pinout of the PIC16F690 Microcontroller

Instruction Set

The PIC16F690 chip has 35 instructions in its Instruction Set, as shown in Figure 4.

Mnemonic, Operands	Description	Cycles	14-Bit Opcode				Status Affected	Notes	
			MSb			LSb			
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	1fff	ffff	Z	2
CLRWF	–	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECf	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		
NOP	–	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	C	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2
BIT-ORIENTED FILE REGISTER OPERATIONS									
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1(2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1(2)	01	11bb	bfff	ffff		3
LITERAL AND CONTROL OPERATIONS									
ADDLW	k	Add literal and W	1	11	111x	kxxx	kxxx	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kxxx	kxxx	Z	
CALL	k	Call Subroutine	2	10	0xxx	kxxx	kxxx		
CLRWDt	–	Clear Watchdog Timer	1	00	0000	0110	0100	\overline{TO} , \overline{PD}	
GOTO	k	Go to address	2	10	1xxx	kxxx	kxxx		
IORLW	k	Inclusive OR literal with W	1	11	1000	kxxx	kxxx	Z	
MOVLW	k	Move literal to W	1	11	00xx	kxxx	kxxx		
RETFIE	–	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kxxx	kxxx		
RETURN	–	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	–	Go into Standby mode	1	00	0000	0110	0011	\overline{TO} , \overline{PD}	
SUBLW	k	Subtract W from literal	1	11	110x	kxxx	kxxx	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kxxx	kxxx	Z	

- Note** 1: When an I/O register is modified as a function of itself (e.g., `MOVF PORTA, 1`), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2: If this instruction is executed on the TMR0 register (and where applicable, $d = 1$), the prescaler will be cleared if assigned to the Timer0 module.
- 3: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Figure 4: Instruction Set of the PIC16F690 Microcontroller